Abstract: In this work, we present the design and implementation of an ultra-low latency Deep Reinforcement Learning (DRL) FPGA based accelerator for addressing hard real-time Mixed Integer ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback